

FIGURE 1




FIGURE 2




FIGURE 3

Figure 4 illustrates a memory access mechanism for a 16-bit memory system. The address bus consists of 16 bits, labeled s₁₅, s₁₄, s₁₃, ..., s₀. The memory is organized into pages of size 128 bytes. The page number (PN) is derived from the most significant 4 bits of the address (s₁₅ to s₁₂). The page offset (PO) is derived from the least significant 4 bits of the address (s₁₁ to s₈). The middle 8 bits (s₇ to s₀) form the byte address (BA).




FIGURE 4




FIGURE 5